Abstract-Introducing partial programmability in circuits by replacing some gates with look up tables (LUTs) can be an effective way to improve post-silicon or in-field rectification and debugging. Although finding configurations of LUTs that can correct the circuits can be formulated as a QBF problem, solving it by state-of-the-art QBF solvers is still a hard problem for large circuits and many LUTs. In this paper, we present a rectification and debugging method for combinational circuits with LUTs by repeatedly applying Boolean SAT solvers. Through the experimental results, we show our proposed method can quickly find LUT configurations for large circuits with many LUTs, which cannot be solved by a QBF solver.
I. INTRODUCTION
Due to the continuous increase of chip size of complexity, it is extremely difficult to generate 100% correct fabricated chips. There are varieties of reasons why designers cannot use the manufactured chips as they are: logical and electrical bugs, last minutes changes of specifications, various and complicated manufactured faults, and others. If there are no in-field programmability in the chips, they cannot simply be used, or significant efforts may be required from the usage aspect of the chips, such as large revisions of their controlling software in order to hide the problems from the end-users of the chips. Moreover, when designing large chips, such as SoCs, many advanced features must be implemented as quickly as possible, and so, it is very helpful to incorporate IPs (Intellectual Properties: reusable circuit blocks) into a new design as much as possible. IPs may not be used as they are, as their functionality including their interfaces can be slightly incompatible to the rest in the chip. If there are infield programmability in the IPs, such incompatibility can be rectified and the IPs can be used with re-programming.
Studies in the errors and bugs of microprocessors show small programmability could be sufficient in most cases [1] . By introducing small amount of in-field programmability, large portions of the problems of the chips may be avoided efficiently.
Recently, PPC (Partially Programmable Circuit) has been introduced [2] . In PPC, some of the original (sets) of gates are replaced with look up table (LUT) whose functionality can be modified in the fields just like FPGA by utilizing scan chains or others. PPC has been evaluated recently from the viewpoints of design rectification under errors, bugs, faults, and Engineering Change Order (ECO, small changes of specification), and it has been shown that significant percentages of the problem can be avoided by introducing small numbers of LUTs into the designs [3] .
In this paper, following the idea of PPC, we present design flows using PPC, or partial replacements of the circuits with LUTs, their associated rectification and debugging methods targeting combinational circuits, and their experimental results. Although the selection of LUT insertions/replacements in the target designs is still based on simple heuristics or random selections, our rectification and debugging method can deal with much larger circuits than the techniques shown in [3] including 16-bit combinational multipliers which are considered to be hard to analyze with Boolean methods, such as SAT and BDD. As can be seen from [3] , the problems can be formulated as Quantified Boolean Formula (QBF). That is, the problem is formulated as: "Under appropriate programs for LUTs (existentially quantified), the circuit behaves correctly for all possible input values (universally quantified)"
In [3] , state-of-the-art QBF solvers with some heuristic problem decomposition on parallel computing machines are used to solve them (QBF SAT problems). Although QBF solvers have been improved a lot recently, the QBF problems they can solve are much smaller than the normal SAT problems, as the complexity of QBF (SAT) problems is much higher than that of normal SAT problems. So in [3] , only relatively small benchmarks are tried.
Recently, a new approach to QBF solvers has been proposed [4] . By utilizing CEGAR (Counter Example Guided Abstraction Refinement) paradigm, which has been used with lots of success in formal verification area, QBF problems can be solved by repeatedly applying normal SAT solvers. The evaluation results in [4] show that QBF solvers with CEGAR paradigm outperform the other QBF solvers significantly. Inspired from this approach, in this paper, we show a method which tries to solve the QBF formulae for rectification and debugging of combinational circuits with LUTs by repeated applications of normal SAT solvers. The proposed method is complete in the sense that it finishes with a solution if there exists, or proves there is no solution, under sufficient given time. Experimental results show that much larger circuits with much more LUTs than [3] can be examined by the proposed method. For example, 16 bit combinational multipliers with 100 LUTs can be analyzed within several minutes.
Our contributions can be summarized as follows:
• Our proposed method reduces the original QBF problems shown in [3] into a series of two SAT problems, one for partial requirements coming from universally quantified variables, and the other for checking equivalence between rectification candidates and specifications.
• The former SAT problems are relatively easy as variables only appear in truth tables of the inserted LUTs. So as long as the numbers of inserted LUTs are not large (less than several hundreds or so), they can be solved very quickly with SAT solvers as well as BDD based ones. Although this is not yet tried, if we use BDD to solve these, we can get all solutions simultaneously instead of just one solution in the case of SAT solvers. By understanding the set of all solutions, we may be able to come up with more strategic techniques, although even the current relatively naive method gives much better results than the ones shown in the literature.
• The latter SAT problems are basically equivalence checking between two combinational circuits. Although our current implementation used in the experiments are simple miter based one without any optimization nor identification of internal equivalent points, we can utilize the well developed Boolean comparison methods, such as [5] , [6] , [7] , which will dramatically improve the performance. There are well developed commercialized tools that implement most of the techniques. As such Boolean equivalence checkers can deal with circuits having millions of gates, at least theoretically we can say such large circuits may potentially be rectified and debugged with proposed method.
• Although our implementation used in the experiments are relatively very simple and naive, the results are surprisingly good compared with the previous results [3] , in terms of circuit sizes and processing speed.
• As circuits having large numbers of LUTs can be processed, special types of FPGA whose routing patterns are (almost) fixed can be synthesized with our proposed method. For example, even if some ECO happens after its layout is finalized on a FPGA, we can apply the proposed method to change only LUT functionality. This could be very useful for FPGA based designs as well as FPGA based prototyping.
The paper is organized as follows. In the next section, we clarify the problems we are trying to solve and show flows on how to resolve them. In section 3, related works on the use of programmable circuits for rectification and debugging are reviewed. Then in the following section, the proposed method is presented with details. In section 5, experimental results with ISCAS85 bench mark circuits are shown. The last section gives concluding remarks and future directions. II. THE DESIGN FLOW Figure 1 shows processing flows for the target problems. In this paper, we like to deal with various problems on rectification and debugging of combinational circuits in the fields, including bug correction, ECO (specification change), and recovery from manufacturing faults. These problems are tried to be resolved by re-programming the LUTs inserted into the original combinational circuits. Once sets of LUTs are inserted into the circuits, the rectification and debugging problems can be formulated as QBF problems as shown in [3] .
Let us see illustrations. Assume that a combinational circuit shown in Figure 2 is the original design. Also assume that the designers have decided to use 2-input LUTs 1 . Then a set of candidate locations (there are many other sets as well) can be the ones shown in Figure 3 , and if all are replaced with 2-input LUTs, the circuit becomes the one shown in Figure  4 . There are design decisions to be made in terms of which types of LUTs should be introduced (i.e., how many input LUTs) and where they should be inserted (maybe all possible locations, or any subsets of them). Once these are fixed and decided by the designers, we can generate QBF formulae to be solved for each problem we like to deal with, such as bug fixes, ECO, fault tolerance, and others as shown in Figure 1 . Those generated QBF formulae are the target of our proposed method which will be shown in the later sections.
III. RELATED WORKS

A. Debugging and ECO methods for gate-level circuits
Efficiency of debugging and ECO is a key issue in modern VLSI designs. In [11] , a debugging method based on Boolean satisfiability is proposed for gate-level circuits. This method identifies logic gates that need to be replaced with another logic function in order to make all given counterexamples corrected for the same input patterns. This is achieved by inserting a multiplexer at an output of each logic gate, which enables for a logic circuit under debugging to select either the original value computed in the circuit or an arbitrary value given by the other input of the multiplexer. Such logic gates can be founds by formulating the problem as a satisfiability (SAT) problem and solving with SAT solvers. If all counterexamples are corrected by selecting the appropriate value through the free variable of the input of the multiplexer at an output of a gate, the circuit can be corrected by replacing the gate with another logic function, at least for those counterexamples.
To improve the efficiency of ECO in VLSI design, it is very important to make re-synthesized portions as small as possible [8] , [9] . Recently Krishunaswamy et al. address this problem by optimizing a logic difference between a circuit under ECO and a modified functional specification [10] . The optimization is realized by identifying equivalent sub-circuits to the modified specification, based on SAT-based equivalence checking. To avoid re-doing time-consuming placement and routing processes, programmability in a circuit under ECO plays an important role. In [12] , Yoshida et al. proposes a patchable hardware architecture where functional modifications are achieved by introducing memory elements in a circuit. The architecture consists of a programmable datapath, a fixed controller, and a memory for patches. According to given functional modifications, control signals are generated using the patch memory instead of the controller. Also, in [2] , a partially-programmable circuit (PPC) is proposed to improve yield. In PPC, some logic gates are replaced with LUTs to introduce programmability, which enables ECO even after manufactured without additional placement and routing. In PPC, efficiently finding a configuration of LUTs to meet ECO is essential in practical use. In this paper, targeting a circuit where some original gates are replaced by LUTs, we propose a way to quickly find the LUT configuration.
B. QBF solvers
Solving LUT configurations for a given functional specification can be formulated as a QBF (SAT) problem [3] . There are many techniques proposed to efficiently solve QBF problems [16] , [18] , [17] , and the performance of solvers has been improved over the last decades, which can be seen in a series of competitions called QBFEVAL [13] . However, even for the state-of-the-art solvers, solving industrial-sized practical QBF problems is still a hard problem.
Recently, Boolean SAT-based QBF solving methods are proposed in [14] , [4] . Here, let us briefly explain how the method in [14] |W | . Then, the method checks whether ν is a solution of the QBF problem, which is solved as another Boolean SAT problem. If ν is not a solution (i.e. some valuations of Y do not satisfy φ with ν), a counterexample is generated by SAT solvers and added to B |W | . This process is repeated until a solution ν is found or the QBF problem is proved to have no solution. If the number of iterations is small, we can quickly find a solution of a given QBF problem by the method. In [4] , the method is generalized to deal with an arbitrary number of quantifiers. In this work, we apply this QBF solving method based on counterexample guided abstraction refinement (CEGAR) in order to derive LUT configurations in circuits with LUTs and show the effectiveness through the experiments. 
IV. PROPOSED METHOD FOR CORRECTIONS WITH LUT
As discussed in the previous sections, our rectification and debugging problem with LUT insertion is formulated as twolevel QBF formulae. We basically replace sub-circuits with LUTs. If we use 2-input LUTs, this replacement becomes the one shown in Figure 5 . The 2-input LUT can be represented by introducing four variables, v 00 , v 01 , v 10 , v 11 , each of which corresponds to the value of one row of the truth table. Those four variables are multiplexed with the two inputs to the original gate as control variables. If we introduce M of 2-input LUTs, the circuit has 4*M more variables. We represent those variables as v ij or v (vector of v ij ). As shown in Figure 6 , v variables are treated as primary inputs as they are programmed (assigned appropriate values) before using the circuit. t variables in the figure correspond to intermediate variables for the circuit. They appear in the CNF of the circuit for SAT/QBF solvers.
For simplicity, we assume single output combinational circuits in the following, but as can be easily seen, extension to multiple output circuits is straitforward. If the logic function at the output of the circuit is represented as f (x) where x is input variable vector, after replacements with LUTs, the QBF formula to be solved becomes:
where SP EC is the logic function that represents the specification to be implemented.
Although this can be simply solved by any QBF solvers theoretically, as can be seen from the experimental results, only small circuits or small numbers of LUTs can be successfully processed. Instead of doing that way, we here like to solve given QBF problems by repeatedly applying normal SAT solvers using the ideas shown in [4] . The basic idea is the following. Instead of checking all value combinations on the universally quantified variables, we just pick up some small numbers of value combinations and assign them to the universally quantified variables. This would generate SAT formulae which are necessary conditions for the original QBF formulae. Please note that here we are dealing with only two-level QBF, and so if universally quantified variables got assigned actual values (0 or 1), the resulting formulae become simply SAT formulae. For example, if we assign two combinations of values for x variables, the resulting SAT formula to be solved becomes like:
Then we can simply apply any SAT solvers to them. If there is no solution, we can conclude that the original QBF formulae do not have solution neither. If there is a solution found, we need to make sure that that is actually a solution for the original QBF formula. Because we have a solution candidate v assigns (these are the solution found and constants) for v, we simply make sure the following:
∀x.f (v assigns, x) = SP EC(x)
This is again solved by SAT solvers by complementing the formula:
and checking if this has a solution or not. If this does not have any solution, then the current solution is actually a solution of the original QBF formula. But if this has a solution, say x sol, that is a counter example for the current solution and so is added to the conditions as shown below:
And then, the solving process is just repeated. The overall flow of the proposed method is shown in Figure  7 . A couple of random simulation (or user-guided one, if you like) is performed first on the circuit with LUTs to generate necessary conditions in the form of normal SAT for the QBF problem. Then SAT solvers are applied to the generated SAT problem. If there is no solution, there is no way to rectify nor debug the circuit with LUTs and we just finish. If there is a solution, we make sure if that is actually a solution of the original QBF formula by setting up an appropriate combinational non-equivalence checking problem as shown in Figure 7 , as we need to see if there is any 
V. EXPERIMENTAL RESULTS
The proposed method has been implemented and evaluated with three bechmark circuits, small one (c880), medium one (c2670), and large/complicated one (c6288, 16-bit combinational multiplier) from ISCAS'85 benchmark circuits. The implementation details are shown below:
• The method has been implemented with ABC (version abc70930 [19] ) and AIGER (version aiger-1.9.4 [20] ).
• PicoSAT (version picosat-936[21]) and sKizzo (v0.8.2 [16] ) are used as our base SAT and QBF solvers.
• All are run on CPU Intel(R) Core(TM)2 Duo 3.33GHz with 4GB of memory. For each circuit, we replaced 10, 20, 50, and 100 of 2-input gates with LUTs and compared with the original logic functions as specification. That is, it is checking whether the rectification/debugging techniques can find solutions which corresponds to the original circuits (existence of solutions is guaranteed in these cases, but sometime different solutions can be found). The results of our proposed method and the ones by a method with simple use of a QBF solver, sKizzo [16] , (QBF solver is just applied to the QBF problems) are compared as shown in Table I . For each case, twenty examples are randomly generated, and averages of the results for finished cases are reported.
As can be seen from the table, simple application of QBF solvers can only solve the cases of small circuits with small numbers of LUTs, whereas the proposed method can solve almost cases (except for some cases of c6288 with large numbers of LUTs) within several minutes. Table 2 shows the results when there is no solution. While the results shown in Table I are guaranteed to have solutions, the ones in Table II are the cases where there are no solutions. All results in Table II show that the proposed method can actually prove the non-existence of solutions. As can be seen from the table, such cases are relatively quicker to be analyzed.
VI. CONCLUSIONS AND FUTURE WORKS
In this paper we have shown a rectification and debugging method for combinational circuits with LUT insertions based on QBF formulation but solved by repeatedly applying normal SAT solvers. The experimental results show significant improvement over existing methods especially for large circuits and circuits having many LUTs.
We are now trying to incorporate various techniques for combinational equivalence checking, such as [5] , [6] , [7] which can deal with millions of gates, into our proposed method, in order to target such large circuits. 
